(12)

FUROPEAN PATENT APPLICATION

(21) Application number: 91302716.5

2 Date of filing: 27.03.91

(f) Int. CL5: H01L 21/76, H01L 21/20. H01L-21/304

(30) Priority: 29.03.90 JP 81696/90

(43) Date of publication of application: 16.10.91 Bulletin 91/42

(84) Designated Contracting States: DE FR GB

(71) Applicant: SHIN-ETSU HANDOTAI COMPANY. LIMITED

4-2, Marunouchi 1-Chome Chiyoda-ku Tokyo (JP)

(72) Inventor: Ito, Tatsuo Kirincki Apartment House E-18, 7 Sanai-cho Joetsu-shi, Niigata-ken (JP) Inventor: Unchiyama, Atsuo 2199 Oaza-shigeno-otsu, Tobu-machi Chiisagata-gun, Nagano-ken (JP) Inventor: Fukami, Masao 74. Shiba. Matsushiro-machi Nagano-shi, Nagano-ken (JP)

(74) Representative: Murgitroyd, Ian G. et al ian G. Murgitroyd and Company Mitchell House 333 Bath Street Giasgow G2 4ER (GB)

(5) Method for preparing a substrate for semiconductor devices.

(57) This is a method for preparing a substrate for semiconductor devices.

The substrate is prepared either by directly bonding a bonding wafer to a base wafer or by bonding the bonding wafer to the base wafer with an oxide film formed on at least the bonding surface of the bonding wafer or the bonding surface of the base wafer to make the finished semiconductor devices provided with an SOI structure.

Prior to the bonding operation as stated above, the bonding water and the base water are subjected to the following processes:

(1) making the diameter of the bonding wafer smaller than the diameter of the base wafer, (2) setting the beveling width of the back side (bonding side) of the bonding wafer at 50 mi-

cron or less, and (3) beveling the front side of said base wafer so that the bonding surface of the base wafer is

made equal in size to the bonding surface of the bonding wafer.

Thus, when the bonding wafer, which has been bonded to the base wafer, is subjected to polishing into a thin film, the peripheral portions of the bonding wafer form a smooth surface of the base wafer. This prevents the peripheral portions from chipping off.

10

(INDUSTRIAL FIELD OF THE INVENTION)

This invention relates to a technology for manufacturing a substrate for semiconductor devices which is formed by bonding wafers together, and more particularly to a technology for beveling wafers to be used for said substrate for semiconductor devices.

(STATEMENT OF THE PRIOR ART)

An SOI structure has hitherto been proposed for a substrate for semiconductor devices in order to facilitate dielectric isolation of integrated circuits in which tiny semiconductor devices are highly densely incorporated to eliminate a latch-up phenomenon in the integrated circuits, especially, CMOS (Complementary Metal-Oxide Semiconductors) integrated circuits,

To provide such an SOI structure, a method has been adopted in which an oxide film (insulating layer) is formed on a silicon substrate, further a polycrystaline layer is precipitated on the oxide film, and then further a single crystalline thin film is formed through transformation of the polycrystalline layer by a laser beam irradiated thereonto. Otherwise, a method has been adopted in which a silicon monocrystalline thin film is formed on a sapphire substrate from vapor phase by way of thermal decomposition reaction.

However, the crystallinity of the silicon thin film on the insulating layer or the sapphire substrate formed by these methods has not been satisfactory. Consequently, further technical improvements are being successfully made in which silicon wafers are bonded to each other with an insulating layer placed therebetween, and one of the resulting bonded silicon wafers is polished or etched to be formed into a desired thin layer which is used as an active region for built-in semiconductor devices of an integrated circuit.

At the same time, however, a so-called epitaxial wafer which comprises two high and low resistivity layers thereon has been employed as a substrate for preparing bipolar semiconductor devices.

When such an epitaxial wafer is prepared from a silicon semiconductor material, the vapor phase epitaxial growth process is generally employed. For instance, thermal decomposition or hydrogen-reduction of trichlorosilane or tetrachlorosilane causes to grow a p-type or n-type high-resistivity single-crystal thin film several micron thick on a low-resistivity silicon single-crystal mirror wafer for the purpose of preparing the substrate. This vapor phase epitaxial growth process has a following disadvantage. Thermal diffusion of impurities from the underlying single-crystal wafer or autodoping via the vapor phase makes the impurity level at the growth interface comparatively high, and under some circumstances the impurity level undersitally gets high up to 5 micron from the

growth interface in the layer. In this case it is impossible to vary the resistivity in a step-like manner at the growth interface. In recent years, it has been proposed, as in the Japanese Patent Laid-Open Publication No. 62-27040, that two semiconductor mirror wafers having a low and high resistivity, respectively, are heated in a state of directly joining each other to be bonded for the purpose of obtaining a substrate for preparing bipotar semiconductor devices provided with a structure of a step-like variance in resistivity.

A bonding process of wafers having an SOI structure will be described in detail to clarify the problems in the prior art related to the present invention.

For such a bonding method there are proposed a process of employing a deadweight for applying a pressure on the wafers and also a process of applying an electrostatic force in order to bond two wafers. The former prior art is described, for instance, in Japanese Patent Laid-Open Publication No. 48-40372. This known document teaches a method wherein silicon wafers are superposed on each other with an oxide film placed therebetween for the purpose of bonding the wafers at 1,100 degrees centigrade and higher and at pressures 100 kg/square centimeter and more. The latter prior art is described in pages 92 through 98 of "Nikkei Microdevices" issued by Nikkei-Mograw-Hill, Inc. on March 1, 1988. Hereinafter such a substrate for semiconductor devices will be described.

In Fig. 3 (C), an example of the substrate in SOI structure for semiconductor devices is shown.

Wafers 1a and 1b are bonded to each other with oxide films 1c interposed therebetween. Subsequently, the side exposed to the air of the wafer 1b is polished and/or etched to be a thin film so that this substrate is achieved. The preparing process will be more particularly described as follows:

At first, prior to bonding wafers 1a and 1b to each other, as shown in Fig. 3 (A), the bonding wafer 1b is thermally oxidized over the entire surface thereof to form an oxide film about 0.8 micron in thickness. In this case, the bonding surface of the wafer 1a can also be thermally oxidized so that the total thickness of the oxide films will be 0.8 micron in the state of bonding. Then, wafers 1a and 1b are superposed on each other (Fig. 3 (B)), then are put into a furnace in the state of superposition and further an electrical voltage of approximately 300 volts is applied in a pulse mode across the superposed wafers in an atmosphere of nitrogen at a temperature of about 500 degrees centigrade. In this way, wafers 1a and 1b are bonded to each other. The bonded wafers thus treated have a strong bonding strength therebetween so that the wafers can be put in the conventional IC manufacturing process as they stand.

Wafer 1b of the bonded wafers thus obtained is polished and/or etched etc. from outside as it stands to be made into a thin film. Thus, a substrate with an SOI structure for forming semiconductor devices is

55

10

15

prepared as shown in Fig. 3 (C).

Conventionally, base wafer 1a and bonding wafer 1b, which are bonded together to prepare a substrate for semiconductor devices by such a bonding method as above, had substantially the same diameter, respectively. Further, the beveled portions at the periphery of the front and back side of each wafer were substantially symmetrical in shape.

That is to say, as shown in Fig. 4, the base wafer 1a is composed as follows: When the beveled width of the beveled portion 11a at the front side of the base wafer 1a is w, and the beveled depth thereof is d, and the beveled width of the beveled portion 11b at the back side of the base wafer 1a is w, and the beveled depth thereof is g, then w, = w, and d, = d_c. The angle of made between the front side of the base wafer 1a and the slope of the beveled portion 11a, that is, angle 0, = arc tan (d, /w), is identical with the angle made between the back side of the base wafer 1a and the slope of the beveled portion 11b, that is, angle 0, = arc tan (d, w).

On the other hand, if a beveled width of a beveled portion 12a at the front side of the bonding wafer 1b is w₃ and the beveled depth thereof is d₃, and a beveled width of the beveled portion 12b on the back side of the bonding wafer 1b is w₄, and a beveled depth thereof is d₄, then w₅ = w₄, d₂ = d₄. Then, the bonding wafer 1b is ac constructed that the nagle s₂ = arc tan (d₂/w₃) made by a slope of the beveled portion 12a and the front side of the bonding wafer 1b, and the beveled portion 12b and the back side of the bonding wafer 10 are identical with each other.

However, the above technology has a following problem: The beveled width w1 of the beveled portion 11a at the front side of the base wafer 1a is set at values of width greater than a predetermined value, as stated above, and at the same time, beveling angle θ, at the front side of the base wafer 1a is set at values of angle smaller than a predetermined value, in order to prevent the occurrence of crowning at the peripheral portion of the wafer at the time of performing subsequent processes such as photoresist coating and formation of epitaxial lavers. Therefore conventionally, under such circumstances, the values are $w_1 = w_2 = w_3 = w_4$ and $d_1 = d_2 = d_3 = d_4$, respectively at the time of beginning a thinning operation immediately after a bonding operation. The front and back side of the wafers 1a and 1b are subjected to beveling into a symmetrical form. Subsequently, when the front side of the bonding wafer 1b is subjected to polishing into a thin layer after bonding, the beveled portion on the back side of the wafer 1b is not supported by the front side of the base wafer 1a. As a result, the outer peripheral portions are partially chipped off, depending upon the degree of a thinning operation, which causes fine irregularities at the outer peripheral portions of the bonding wafer 1b. This, in

turn, causes a contamination by dust particles resulting from the chipping off of the peripheral portions during the subsequent manufacturing processes of semiconductor devices.

3. SUMMARY OF THE INVENTION

The present invention has been made in the light of the above problem.

The object of the present invention is to provide a beveling technology which prevents contamination and other disadvantages caused by dust particles resulting from the chipping off.

The present invention will be described in detail as follows:

In order to achieve the above object according to the present invention, when the base wafer and bonding wafer are bonded directly together, or either of them is thermally heated and then bonded together, to prepare a substrate for semiconductor devices, the diameter of the bonding wafer is made smaller than the diameter of the base wafer, the beveled width of the back side (bonding side) of the bonding wafer is set at 50 micron or lass, and further the size of the bonding surface of the bonding wafer are made equal to each other immediately before bonding, as shown in Fig. 1(8).

According to the present invention the subsequent thinning operation of the bonding wafer by means of a soft polishing cloth permits the peripheral edges of the bonding wafer to be easily subjected to excessive polishing. As a result, because the beveled width of the back side (bonding side) of the bonding wafer is sufficiently small, the excessively polished peripheral edges are shaped into a continuous curve extending from the beveled edge portion of the front side of the base wafer 21a to be integral with the polished surface of the bonding wafer, as shown in Fig. 1(C). Further, as shown in Fig. 1 (B), both the small size of the beveled width of the back side of the bonding wafer and the smaller diameter of the bonding wafer than the base wafer prevent the thinned bonding wafer from being shaped like the bonding wafer having a protruded peripheral edges as in the case shown in Fig. 3 (C). This also prevents the peripheral edge of the thinned bonding wafer from being easily chipped off, different from the case of a prior art. The bonded wafers which have one of the wafers thinned according to the present invention have a cross section similar to the cross section of a polished surface of a single mirror wafer. (See Fig. 1 (C)) Therefore, the present invention can achieve the direct bonding of high-and low-resistivity wafers, with a step-like variance in resistivity at the bonding interface, having an ideal smooth beveled surface around the periphery like conventional epitaxial wafers. This is also true for the case of the wafers with an SOI structure. The wafers with an SOI structure also has an appearance similar to the directly bonded wafers. In any case, no crowning phenomenon due to photoresist coating occurs in the photo-lithography process.

4. BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1(A) to 1(C) are drawings showing the manufacturing processes related to the method for preparing a substrate for semiconductor devices with an SOI structure, which processes are described in the embodiments according to the present invention.

Fig. 2 is a longitudinal cross-sectional drawing in part of a wafer showing the beveling conditions.

Figs. 3(A) to 3(C) are drawings showing conventional manufacturing processes.

Fig. 4 is a longitudinal cross-sectional drawing in part of a wafer showing the beveling conditions of a substrate for semiconductor devices in Figs. 3(A) to 3(C).

5. DESCRIPTION OF THE PREFERRED EMBODIMENTS

A description will be made on the preferred embodiments of the manufacturing processes of a substrate for semiconductor devices in reference to the drawings according to the present invention.

Figs. 1(A) to 1(C) are longitudinal cross-sectional drawings showing the manufacturing processes of the substrate with an SOI structure according to the present invention.

At first base wafer 21a and bonding wafer 21b, which has a smaller diameter than 21a, are bonded together with an oxide film 21c interposed therebetween and then bonding wafer 21b is, for instance, polished and/or etched into a thin film to manufacture a substrate.

Base wafer 21a and bonding wafer 21b have been subjected to beveling beforehand.

Therefore, as shown in Fig. 2, when base wafer 21a has a beveled width ws and a beveled depth ds relative to the beveled portion 31a at the front side thereof. The base wafer 21a also has a beveled width wa and a beveled depth de relative to the beveled portion 31b at the back side thereof. In this case $w_c = w_c$. $d_5 = d_6$. Angle $\theta_5 = arc tan (d_5/w_5)$, the angle being formed between the front side and the slope of the beveled portion 31a and angle $\theta_6 = \arctan (d_e/w_6)$, the angle being formed between the back side and the slope of the beveled portion 31b are equal. It is to be noted that the beveled width de of the front side and the beveled angle $\theta_5 = \arctan (d_s/w_5)$ of base wafer 21a are subjected to change in the course of a thinning operation of bonding wafer 21b (to 5 micron or less), as shown in Figs. 1(B) and 1(C) so that the width and the angle have a value, respectively, in which a crowning phenomenon can be prevented at subsequent processes of a photoresist application and also, if required, of an epitaxial layer formation. On the other hand, beveled width w_0 of the back side and beveled angle θ_0 = arc tan (d_0 / w_0) of base wafer 21a have nothing to do with the crowning phenomenon at the time of the photoresist application and the epitaxial layer formation. The values of the width and the angle are so selected that the values fall within the range in which no chipping off can occur at the time of handling bease wafer 21a.

On the other hand, if the beveled width relative to the beveled portion 32a on the front side of the bonding wafer 21b is w₇ and the beveled depth thereof is d₇, and the beveled width relative to the beveled portion 32b on the back side thereof is we, and the beveled depth thereof is do, then we can be 50 micron or less and w7 can be, for instance, the same as w6. The value of de can be, for instance, the same as de (= d₅). Angle θ₈ = arc tan (d₈/w₈) which is formed between the slope of the beveled portion 32h and the back side can be so selected that no chipping off can occur in the course of the polishing operation. The angle can be a minimum of 30 degrees to carry out the present invention. The reason is as follows: When the bonding wafer is polished into a thin film of 5 micron. thick or less, the periphery of the bonding wafer is excessively polished to wear out with the result that the periphery of the bonding wafer which has been thinned out forms an extension of the beveled stone of the base wafer as shown in Fig. 1(C), in contrast. angle θ_7 = arc tan (d_7/w_7) can be an ordinary angle which can take the same value of θ_n .

The value of diameter D_1 of the base wafer 21a and the value of diameter D_2 of the bonding wafer 21b are determined so as to establish a relation $(D_1 - w_6) = (D_2 - w_8)$.

(U2- Wg).

The beveled width w₆ shown above on the front side of the base wafer 21a (Fig. 2) appears increased more than the original width as shown in Fig. 1(C). But this results from the following fact: The bonding wafer 21b has an oxide film formed on the bonding surface thereof and then is bonded to the base wafer 21a. The bonding wafer 21b is polished into a thin film, The thin-ned bonding wafer 21b and the oxide film bonded to the base wafer 21a appear as if they were an extended part of the beveled width w₆ of the base wafer 21a. The thickness of the oxide film is only 1 micron. The increased width resulting from the addition of the oxide film is so tittle that it can be nealibilitie.

The typical effects of the present invention are described as follows:

According to the present invention, at the time of bonding a base wafer and a bonding wafer with an oxide film interposed therebetween or directly without any oxide film interposed, for the manufacture of a substrate for forming semiconductor devices, the diameter of the bonding wafer is made smaller than

35

the diameter of the base wafer. Further, the beveled width of the back side, that is, the bonding side of the bonding wafer is made sufficiently small. Still further, both of the base wafer and the bonding wafer are subjected to beveling prior to bonding, whereby the size of the bonding surface of the bonding wafer and the size of the bonding surface of the base wafer become the same. As a result, in case the bonding wafer bonded to the base wafer is subjected to polishing into a thin film, both of the bonded wafers can form a continuous smooth beveled slope, as shown in Fig. 1(C). No chipping off can be expected. Further, no crowning phenomenon occurs at the time of photoresist application or, if required, epilaxial film formation.

.

Claims

--- (1) A method for preparing a substrate for semiconductor devices, comprising:

making the diameter of a bonding wafer smal-

making the diameter of a bonding wafer smaller than the diameter of a base wafer;

setting the beveled width of the back side of said bonding wafer at 50 micron or less; and

beveling the front side of said base wafer so that the bonding surface of said base wafer is made equal in size to the bonding surface of said bonding wafer prior to bonding said bonding wafer to said base wafer in preparing said substrate by directly bonding said bonding wafer to said base wafer.

(2) A method for preparing a substrate for semiconductor devices, comprising:

making the diameter of a bonding wafer smaller than the diameter of a base wafer;

setting the beveling width of the back side of said bonding wafer at 50 micron or less.; and

beveling the front side of said base wafer so that the bonding surface of said base wafer is made equal in size to the bonding surface of said bonding wafer prior to bonding said bonding wafer to said base wafer in preparing said substrate by bonding said bonding wafer to said base wafer with an oxide film formed on at least either said bonding surface of said bonding wafer or said bonding surface of said bonding wafer or said bonding surface of said base wafer to make said semiconductor devices provided with an SOI structure.

FIG.I(A)




FIG.1(B)




FIG.I(C)




FIG.2




FIG.3(A)




FIG.3(B)





FIG.3(C)



FIG.4



.



EUROPEAN PATENT APPLICATION

(21) Application number : 91302716.5

22 Date of filing: 27.03.91

(12)

(a) Int. Cl.⁵: **H01L 21/76**, H01L 21/20, H01L 21/304

- (30) Priority: 29.03.90 JP 81696/90
- (43) Date of publication of application : 16,10.91 Bulletin 91/42
- 84 Designated Contracting States : DE FR GB
- B Date of deferred publication of search report:
- 73 Applicant: SHIN-ETSU HANDOTAI COMPANY LIMITED 4-2, Marunouchi 1-Chome Chiyoda-ku Tokyo (JP)
- myentor: Ito, Tatsuo Kirinoki Apartment House E-18, 7 Sanai-cho Joetsu-shi, Niligata-ken (JP) Inventor: Unchiyama, Atsuo 2199 Oza-shigen-o-tosu, Tobu-machi Chilisagata-gun, Nagano-ken (JP) Inventor: Fukami, Masao 74, Shiba, Matsushiro-machi Nagano-shi, Nagano-sho (JP)
- (4) Representative : Murgitroyd, Ian G. et al Murgitroyd and Company 373 Scotland Street Glasgow G5 8QA (GB)
- (54) Method for preparing a substrate for semiconductor devices.
- (5) This is a method for preparing a substrate for semiconductor devices.

The substrate is prepared either by directly bonding a bonding wafer to a base wafer or by bonding the bonding wafer to the base wafer with an oxide film formed on at least the bonding surface of the bonding wafer or the bonding surface of the bonding wafer or the bonding surface of the bonding wafer or the bonding surface of the base wafer to make the finished semiconductor devices provided with an SOI structure.

Prior to the bonding operation as stated above, the bonding wafer and the base wafer are subjected to the following processes;

(1) making the diameter of the bonding wafer

smaller than the diameter of the base wafer,
(2) setting the beveling width of the back side
(bonding side) of the bonding wafer at 50 mi-

(bonding side) of the bonding water at 50 micron or less, and
(3) bevelling the front side of said base wafer so that the bonding surface of the base wafer is

made equal in size to the bonding surface of the bonding wafer.

Thus, when the bonding wafer, which has been bonded to the base wafer, is subjected to polishing into a thin film, the peripheral portions of the bonding wafer form a smooth surface of the base wafer. This prevents the peripheral portions from chipping off.






FIG.3(R)



FIG.3(C)





European Pat Office

EUROPEAN SEARCH REPORT

Application Number EP 91 30 2716

	DOCUMENTS CONSID	ERED TO BE RELEVAN	T		
Category	Citation of document with ind of relevant pass		Rolevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL5)	
A	EP-A-0 335 741 (TOSH * claims 6-12 *	IBA K.K.)	1,2	H01L21/76 H01L21/20 H01L21/304	
P,A	PATENT ABSTRACTS OF vol. 015, no. 036 (E & JP-A-02 273 923 (To November 1990 * abstract *	-1027)29 January 1991	1,2	101227 354	
P,A	EP-A-0 413 547 (SHIN * claim 1 *	-ETSU HANDOTAI CY)	1,2		
*			÷	ē	
				TECHNICAL FIELDS SEARCHED (Int.Cl.5)	
				H01L	
				A Commence of the Commence of	
	The present search report has been	ı drawn up for all claims	1		
	Place of search	Date of completies of the search		Exemples	
	THE HAGUE	30 December 199	3 Van	ncraeynest, F	
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background		S T: theory or princip E: earlier patent de after the filing D: document cited L: document cited	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filling after D: document cited in the application L: Bootlimit cited for other reasons		
O : non-written disclosure P : intermediate document		a : member of the : document	A: member of the same patent family, corresponding		